Sign In
Upload
Download
Table of Contents
Contents
Add to my manuals
Delete from my manuals
Share
URL of this page:
HTML Link:
Bookmark this page
Add
Manual will be automatically added to "My Manuals"
Print this page
×
Bookmark added
×
Added to my manuals
Manuals
Brands
IBM Manuals
Computer Hardware
PowerPC 405GP
User manual
IBM PowerPC 405GP User Manual
Embedded processor
Hide thumbs
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
page
of
668
Go
/
668
Contents
Table of Contents
Bookmarks
Table of Contents
Table of Contents
Figures
About this Book
Who Should Use this Book
Conventions
Part I. Introducing the PPC405GP Embedded Processor
Chapter 1. Overview
PPC405GP Features
Bus and Peripheral Features
Figure 1-1. PPC405GP Block Diagram
Powerpc Processor Core Features
Powerpc Architecture
The PPC405GP as a Powerpc Implementation
RISC Processor Core Organization
Instruction and Data Cache Controllers
Instruction Cache Unit
Data Cache Unit
Memory Management Unit
Timer Facilities
Debug
Development Tool Support
Debug Modes
Processor Core Interfaces
Processor Local Bus
Device Control Register Bus
Clock and Power Management
Jtag
Interrupts
On-Chip Memory
Processor Core Programming Model
Data Types
Processor Core Register Set Summary
General Purpose Registers
Special Purpose Registers
Machine State Register
Condition Register
Device Control Registers
Chapter 2. On-Chip Buses
Processor Local Bus
PLB Features
PLB Masters and Slaves
PLB Master Assignments
Table 2-1. PPC405GP PLB Agents as Masters and Slaves
PLB Transfer Protocol
Table 2-2. Registers Controlling PLB Master Priority Assignments
Overlapped PLB Transfers
Figure 2-1. Overlapped PLB Transfers
PLB Arbiter Registers
PLB Arbiter Control Register (PLBO_ACR)
PLB Error Address Register (PLBO_BEAR)
Table 5-1
PLB Error Status Register (PLBO_BESR)
PLB to OPB Bridge Registers
Bridge Error Address Register (POBO_BEAR)
Bridge Error Status Registers (POBO_BESRO-POBO_BESR1)
Table 2-4. PLB Arbiter Registers
On-Chip Peripheral Bus
OPB Features
OPB Master Assignments
OPB Arbiter Registers
OPB Arbiter Control Register (OPBAO_CR)
Table 2-6. PLB Arbiter Registers
OPB Arbiter Priority Register (OPBAO_PR)
Part II. the PPC405GP Rise Processor
Chapter 3. Programming Model
User and Privileged Programming Models
Memory Organization and Addressing
Physical Address Map
Table 3-1. PPC405GP Address Space
Storage Attributes
Registers
Figure 3-1. PPC405GP Programming Model-Registers
General Purpose Registers (RO-R31)
Special Purpose Registers
Figure 3-2. General Purpose Registers (RO-R31)
Count Register (CTR)
Link Register (LR)
Fixed Point Exception Register (XER)
Figure 3-3. Count Register (CTR)
Figure 3-4. Link Register (LR)
Figure 3-5. Fixed Point Exception Register (XER)
Table 3-3. XER[CA] Updating Instructions
Special Purpose Register General (SPRGO-SPRG7)
Table 3-4. XER[SO,OV] Updating Instructions
Processor Version Register (PVR)
Condition Register (CR)
Figure 3-7. Processor Version Register (PVR)
CR Fields after Compare Instructions
Figure 3-8. Condition Register (CR)
The CRO Field
The Time Base
Machine State Register (MSR)
Figure 3-9. Machine State Register (MSR)
Table 3-5. Time Base Registers
Device Control Registers
Directly Accessed Dcrs
Figure 7-3. Chip Control Register
Table 3-6. Directly Accessed Dcrs
Indirectly Accessed Dcrs
Indirect Access of SDRAM Controller Dcrs
Table 3-7. SDRAM Controller DCR Usage
Table 3-8. Offsets for SDRAM Controller Registers
Indirect Access of External Bus Controller Dcrs
Table 3-9. External Bus Controller DCR Usage
Table 3-10. Offsets for External Bus Controller Registers
Indirect Access of Decompression Controller Dcrs
Table 3-11. Decompression Controller DCR Usage
Table 3-12. Offsets for Decompression Controller Registers
Memory-Mapped Input/Output Registers
Directly Accessed MMIO Registers
Table 3-13. Directly Accessed MMIO Registers
Figure 19-15. Mode Register
Indirectly Accessed MMIO Registers
Table 3-15. PCI Configuration Registers
Data Types and Alignment
Figure 3-10. PPC405GP Data Types
Alignment for Storage Reference and Cache Control Instructions
Alignment and Endian Operation
Summary of Instructions Causing Alignment Exceptions
Byte Ordering
Table 3-16. Alignment Exception Summary
Structure Mapping Examples
Big Endian Mapping
Little Endian Mapping
Support for Little Endian Byte Ordering
Endian (E) Storage Attribute
Fetching Instructions from Little Endian Storage Regions
Accessing Data in Little Endian Storage Regions
Powerpc Byte-Reverse Instructions
Figure 3-11. Normal Word Load or Store (Big Endian Storage Region)
Figure 3-12. Byte-Reverse Word Load or Store (Little Endian Storage Region)
Instruction Processing
Figure 3-13. Byte-Reverse Word Load or Store (Big Endian Storage Region)
Figure 3-14. Normal Word Load or Store (Little Endian Storage Region)
Branch Processing
Unconditional Branch Target Addressing Options
Conditional Branch Target Addressing Options
Conditional Branch Condition Register Testing
BO Field on Conditional Branches
Table 3-17. Bits of the BO Field
Branch Prediction
Table 3-18. Conditional Branch BO Field
Speculative Accesses
Speculative Accesses in the PPC405GP
Prefetch Distance down an Unresolved Branch Path
Prefetch of Branches to the CTR and Branches to the LR
Preventing Inappropriate Speculative Accesses
Fetching Past an Interrupt-Causing or Interrupt-Returning Instruction
Fetching Past Tw or Twi Instructions
Fetching Past an Unconditional Branch
Suggested Locations of Memory-Mapped Hardware
Table 3-19. Example Memory Mapping
Privileged Mode Operation
MSR Bits and Exception Handling
Privileged Instructions
Privileged Sprs
Privileged Dcrs
Synchronization
Context Synchronization
Executio!,,! Synchronization
Storage Synchronization
Instruction Set
Table 3-21. PPC405GP Instruction Set Summary
Instructions Specific to IBM Powerpc Embedded Processors
Storage Reference Instructions
Table 3-22. Implementation-Specific Instructions
Table 3-23. Storage Reference Instructions
Arithmetic Instructions
Table 3-24. Arithmetic Instructions
Logical Instructions
Compare Instructions
Table 3-25. Multiply-Accumulate and Multiply Halfword Instructions
Table 3-26. Logical Instructions
Table 3-27. Compare Instructions
Branch Instructions
CR Logical Instructions
Rotate Instructions
Table 3-28. Branch Instructions
Table 3-29. CR Logical Instructions
Table 3-30. Rotate Instructions
Shift Instructions
Cache Management Instructions
Interrupt Control Instructions
Table 3-31. Shift Instructions
Table 3-32. Cache Management Instructions
Table 3-33. Interrupt Control Instructions
TLB Management Instructions
Processor Management Instructions
Extended Mnemonics
Table 3-34. TLB Management Instructions
Table 3-35. Processor Management Instructions
Chapter 4. Cache Operations
ICU Organization
Table 4-1. Instruction Cache Organization
Figure 4-1. Instruction Flow
Instruction Cachability Control
Instruction Cache Synonyms
ICU Coherency
DCU Organization
DCU Operations
Table 4-2. Data Cache Organization
DCU Write Strategies
DCU Load and Store Strategies
Data Cachability Control
DCU Coherency
Cache Instructions
ICU Instructions
DCU Instructions
Cache Control and Debugging Features
Figure 4-2. Core Configuration Register
CCRO Programming Guidelines
Figure 4-3. Instruction Cache Debug Data Register (ICDBDR)
DCU Debugging
DCU Performance
Pipeline Stalls
Cache Operation Priorities
Table 4-3. Priority Changes with Different Data Cache Operations
Simultaneous Cache Operations
Sequential Cache Operations
Chapter 5. On-Chip Memory
OCM Programming Guidelines
Store Data Bypass Behavior and Memory Coherency
Registers
Table 5-2. OCM Dcrs
OCM Instruction-Side Control Register (OCMO_ISCNTL)
OCM Data-Side Address Range Compare Register (OCMO_DSARC)
Chapter 6. Memory Management
MMU Overview
Address Translation
Translation Lookaside Buffer (TLB)
Unified TLB
Figure 6-1. Effective to Real Address Translation Flow
TLB Fields
Page Identification Fields
Translation Field
Table 6·1. TLB Fields Related to Page Size
Access Control Fields
Storage Attribute Fields
Shadow Instruction TLB
ITLB Accesses
Shadow Data TLB
DTLB Accesses
Shadow TLB Consistency
Figure 6-3. ITLB/DTLB/UTLB Address Resolution
TLB-Related Interrupts
Data Storage Interrupt
Instruction Storage Interrupt
Data TLB Miss Interrupt
Instruction TLB Miss Interrupt
TLB Management
TLB Search Instructions (Tlbsxltlbsx.)
TLB Invalidate Instruction (Tibia)
TLB Sync Instruction (Tlbsync)
Recording Page References and Changes
Access Protection
Access Protection Mechanisms in the TLB
General Access Protection
Execute Permissions
Write Permissions
Zone Protection
Figure 6-5. Zone Protection Register (ZPR)
Access Protection for Cache Control Instructions
Table 6-2. Protection Applied to Cache Control Instructions
Access Protection for String Instructions
Real-Mode Storage Attribute Control
Storage Attribute Control Registers
Data Cache Write-Through Register (DCWR)
Figure 6-6. Generic Storage Attribute Control Register
Data Cache Cachability Register (DCCR)
Instruction Cache Cachability Register (ICCR)
Storage Guarded Register (SGR)
Storage User-Defined 0 Register (SUOR)
Part III. PPC405GP System Operations
Chapter 7. Clocking
PLL Overview
Figure 7-1. PPC405GP Clocking
Input Reference Clock (Sysclk)
External Clock Strapping Setup
Table 7-1. Clock Strapping Values
Sample Clock Ratios
Table 7-2. PLL Tuning Settings
Table 7-3. Possible Clocking Ratios for Reference Clock of 33.3Mhz
Table 7-4. Possible Clocking Ratios for Reference Clock of 25Mhz
PCI Clocking
PCI Clocks
PCI Adapter Applications
Table 7-6. Example Synchronous PCI Clock Frequencies in Asynchronous Mode
Serial Port Clocking
Clocking Registers
Table 7-7. Clocking Control Registers
PLL Mode Register (CPCO_PLLMR)
Chip Control Register 0 (CPCO_CRO)
Reset and Initialization
Reset Signals
Reset Types
Core Reset
Chip Reset
System Reset
PCI Power Management Initiated Resets
Processor Initiated Resets
Advertisement
Quick Links
Download this manual
Table of
Contents
Previous
Page
Next
Page
1
2
3
4
5
Advertisement
Chapters
Table of Contents
6
Figures
30
Table of Contents
42
Table of Contents
Related Manuals for IBM PowerPC 405GP
Computer Hardware IBM 4300 Manual
Processors principles of operation for ecps: vse mode (314 pages)
Computer Hardware IBM Redbooks 2/4 Port Ethernet Expansion Card At-A-Glance Manual
At-a-glance guide 2/4 port ethernet expansion card (cffh) for ibm bladecenter (14 pages)
Computer Hardware IBM 4381 Manual
(150 pages)
Computer Hardware IBM 4764 Installation Manual
Pci-x cryptographic coprocessor (34 pages)
Computer Hardware IBM 4767 Installation Manual
Pcie cryptographic coprocessor (37 pages)
Computer Hardware IBM 4331 Installation, Setup, Operations, And Problem Determination Manual
(136 pages)
Computer Hardware IBM PowerPC 750GX User Manual
Risc microprocessor (377 pages)
Computer Hardware IBM POWERPC 970MP Application Note
Risc microprocessor (25 pages)
Computer Hardware IBM PowerPC 604 User Manual
Risc (455 pages)
Computer Hardware IBM Power7 Optimization And Tuning Manual
(224 pages)
Computer Hardware IBM Power System 8247-42L Manual
System backplane (228 pages)
Computer Hardware IBM Power System 5105-22E Manual
Drive backplane (113 pages)
Computer Hardware IBM 2145-CF8 Hardware Installation Manual
(101 pages)
Computer Hardware IBM TSO/E REXX User Manual
(242 pages)
Computer Hardware IBM Power System S914 Installing Instructions
(48 pages)
Computer Hardware IBM 5280 Programmer's Manual
Distributed data system, cobol (187 pages)
Related Products for IBM PowerPC 405GP
IBM 44W4479
IBM 4381
IBM 4767
IBM 4331
IBM POWERPC 970MP
IBM PowerPC 750GX
IBM PowerPC 750GL
IBM PowerPC 604
IBM Deskstar 40GV
IBM 4002AC2
IBM Portable 40 GB
IBM InfoPrint Hi-Lite Color 4005 HC1
IBM 4002-Y4C
IBM 4002-Y4B
IBM 4002AX2
IBM 4003-R16
Table of Contents
Print
Rename the bookmark
Delete bookmark?
Delete from my manuals?
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL
