Sign In
Upload
Manuals
Brands
Siemens Manuals
Controller
Ertec 400
Siemens Ertec 400 Manuals
Manuals and User Guides for Siemens Ertec 400. We have
1
Siemens Ertec 400 manual available for free PDF download: Manual
Siemens Ertec 400 Manual (98 pages)
Enhanced Real-Time Ethernet Controller
Brand:
Siemens
| Category:
Controller
| Size: 0.97 MB
Table of Contents
Table of Contents
5
1 Introduction
9
Applications of the ERTEC 400
9
Features of the ERTEC 400
9
Structure of the ERTEC 400
10
Figure 1: ERTEC 400 Block Diagram
10
ERTEC 400 Package
11
Figure 2: ERTEC 400 Package Description
11
Signal Function Description
12
GPIO 0 to 31 and Alternative Functions
12
JTAG and Debug
13
Trace Port
13
Clock and Reset
13
TEST Pins
13
EMIF, Boot/Config
14
Pci/Lbu
16
Rmii/MII
18
Power Supply
19
Table 1: ERTEC 400 Pin Assignment and Signal Description
19
2 ARM946E-S Processors
21
Structure of ARM946E-S
21
Figure 3: Structure of ARM946E-S Processor System
21
Description of ARM946E-S
22
Operating Frequency of ARM946E-S
22
Cache Structure of ARM946E-S
22
Tightly Coupled Memory (TCM)
22
Memory Protection Unit (MPU)
23
Bus Interface of ARM946E-S
23
ARM946E-S Embedded Trace Macrocell (ETM9)
23
ARM Interrupt Controller (ICU)
23
Prioritization of Interrupts
23
Trigger Modes
24
Masking the Interrupt Inputs
24
Software Interrupts for IRQ
24
Nested Interrupt Structure
24
EOI End-Of-Interrupt
24
IRQ Interrupt Sources
25
FIQ Interrupt Sources
25
IRQ Interrupts as FIQ Interrupt Sources
25
Table 2: Overview of IRQ Interrupts
25
Table 3: Overview of FIQ Interrupts
25
2.9.10 Interrupt Control Register
26
2.9.11 ICU Register Description
27
Table 4: Overview of Interrupt Control Register
27
2.10 ARM946E-S Register
31
Table 5: CP15 Registers - Overview
31
3 Bus System of the ERTEC 400
32
Multilayer AHB" Communication Bus
32
AHB Arbiter
32
AHB Master-Slave Coupling
32
Table 6: Overview of AHB Master-Slave Access
32
APB I/O Bus
33
4 O on APB Bus
33
Boot Rom
33
Table 7: Access Type and Data Bit Width of I/O
33
Booting from External ROM
34
Booting Via PCI or LBU
34
Booting Via SPI
34
Booting Via UART1
34
Table 8: Selection of Download Source
34
General Purpose I/O (GPIO)
35
Address Assignment of GPIO Registers
35
Figure 4: GPIO Cells of ERTEC 400
35
Table 9: Overview of GPIO Registers
35
GPIO Register Description
36
Timer 0 and Timer 1
37
Mode of Operation of Timers
38
Timer Interrupts
38
Timer Prescaler
38
Cascading of Timers
38
Address Assignment of Timer 0/1 Registers
38
Table 10: Overview of Timer Registers
38
Timer 0/1 Register Description
39
F - Counter
41
Figure 5: Block Diagram of F-Counter
41
Address Assignment of F-Timer Registers
42
F-Timer Register Description
42
Table 11: Overview of F-Timer Registers
42
Watchdog Timers
43
Watchdog Timer 0
43
Watchdog Timer 1
43
Watchdog Interrupt
43
Wdout0_N
43
Wdout1_N
43
Figure 6: Watchdog Timing
43
Watchdog Registers
44
Address Assignment of Watchdog Registers
44
Watchdog Register Description
44
Table 12: Overview of WD Registers
44
Uart1/ Uart2
46
Figure 7: Block Diagram of UART
46
Table 13: Baud Rates for UART at F
47
UARTCLK =50 Mhz
47
Address Assignment of UART 1/2 Registers
48
UART 1/2 Register Description
48
Table 14: Overview of UART 1/2 Registers
48
Synchronous Interface SPI
52
Figure 8: Block Diagram of SPI
52
Address Assignment of SPI Register
53
Table 15: Overview of SPI Registers
53
SPI Register Description
54
System Control Register
56
Address Assignment of System Control Registers
56
System Control Register Description
57
Table 16: Overview of System Control Registers
57
5 General Hardware Functions
63
Clock Generation and Clock Supply
63
Clock Supply in ERTEC 400
63
Table 17: Overview of ERTEC 400 Clocks
63
PCI Clock Supply
64
LBU Clock Supply
64
JTAG Clock Supply
64
Ethernet Interface Clock Supply
64
Figure 9: Detailed Representation of Clock Unit
64
Reset Logic of the ERTEC 400
65
Hardware Reset
65
Figure 10: Clock Supply of Ethernet Interface
65
Figure 11: Power-Up Phase of the PLL
65
Watchdog Reset
66
Software Reset
66
PCI Bridge Reset
66
Actions When HW Reset Is Active
66
Address Space and Timeout Monitoring
67
AHB Bus Monitoring
67
APB Bus Monitoring
67
EMIF Monitoring
67
PCI Slave Monitoring
67
6 External Memory Interface (EMIF)
69
Address Assignment of EMIF Registers
70
EMIF Register Description
70
Table 18: Overview of EMIF Registers
70
7 Local Bus Unit (LBU)
74
Page Range Setting
75
Page Offset Setting
75
Table 19: Setting of Various Page Sizes
75
Table 20: Setting of Various Offset Areas
75
Page Control Setting
76
Table 21: Overview of Accesses to Address Areas of ERTEC 400
76
Figure 12: LBU-Read-Sequence with Separate RD/WR Line
77
LBU Read from ERTEC 400 with Separate Read/Write Line (LBU_RDY_N Active Low)
77
Table 22: LBU Read Access Timing with Seperate Read/Write Line
77
Figure 13: LBU-Write-Sequence with Separate RD/WR Line
78
LBU Write to ERTEC 400 with Separate Read/Write Line (LBU_RDY_N Active Low)
78
Table 23: LBU Write Access Timing with Seperate Read/Write Line
78
Figure 14: LBU-Read-Sequence with Common RD/WR Line
79
LBU Read from ERTEC 400 with Common Read/Write Line (LBU_RDY_N Active Low)
79
Table 24: LBU Read Access Timing with Common Read/Write Line
79
Figure 15: LBU Write Sequence with Common RD/WR Line
80
LBU Write to ERTEC 400 with Common Read/Write Line (LBU_RDY_N Active Low)
80
Table 25: LBU Write Access Timing with Common Read/Write Line
80
Address Assignment of LBU Registers
81
Table 26: Overview of LBU Registers
81
LBU Register Description
82
8 PCI Interface
83
PCI Functionality
83
General Functions of the PCI Interface
83
PCI Master Interface
83
PCI Target Interface
84
Combination of PCI-Master/Target Operation
84
PCI Interrupt Handling
85
Figure 16: PCI Interrupt Handling
86
PCI Power Management
87
Accesses to the AHB Bus
87
ERTEC 400 Applications with PCI
88
ERTEC 400 in a PC System
88
ERTEC 400 as a Station on the Local PCI Bus
89
Address Assignment of PCI Register
90
PCI Register Description
91
Table 27: Overview of PCI Registers
91
9 Memory Description
92
Memory Partitioning of the ERTEC 400
92
Table 28: Partitioning of Memory Areas
92
Detailed Memory Description
93
Table 29: Detailed Description of Memory Segments
93
10 Test and Debugging
95
10.1 ETM9 Embedded Trace Macrocell
95
10.1.1 Trace Modes
95
10.1.2 Features of the ETM9 Module
95
10.1.3 ETM9 Registers
95
10.2 Trace Interface
96
10.3 JTAG Interface
96
10.4 Debugging Via UART1
96
Table 30: Pin Assignment of JTAG Interface
96
11 Miscellaneous
97
11.1 Acronyms/Glossary
97
11.2 References
98
Advertisement
Advertisement
Related Products
Siemens ERTEC200
Siemens ET 200M Series
Siemens ECOFAST
Siemens EPAC300-M51
Siemens EPAC300-M52
Siemens OpenAir EA GCA-1
SIEMENS ER12553EU
Siemens ER74253HK
Siemens ER3A6BD70
Siemens ER3A6AD70A/08
Siemens Categories
Industrial Equipment
Controller
Control Unit
Oven
Washer
More Siemens Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL