Sign In
Upload
Manuals
Brands
Siemens Manuals
Controller
ERTEC200
User Manuals: Siemens ERTEC200 Ethernet Controller
Manuals and User Guides for Siemens ERTEC200 Ethernet Controller. We have
1
Siemens ERTEC200 Ethernet Controller manual available for free PDF download: Manual
Siemens ERTEC200 Manual (97 pages)
Enhanced Real-Time Ethernet Controller
Brand:
Siemens
| Category:
Controller
| Size: 2.02 MB
Table of Contents
Table of Contents
5
1 Introduction
9
Applications of the ERTEC 200
9
Features of the ERTEC 200
9
Structure of the ERTEC 200
10
Figure 1: ERTEC 200 Block Diagram
10
ERTEC 200 Package
11
Figure 2: ERTEC 200 Package Description
11
Signal Function Description
12
GPIO 0 to 31 and Alternative Functions
12
JTAG and Debug
13
Trace Port
13
Clock and Reset
14
Test Pins
14
EMIF (External Memory Interface)
14
LBU, MII Interface or ETM Trace Interface
16
Ethernet PHY1 and PHY2
18
Power Supply
19
Table 1: ERTEC 200 Pin Assignment and Signal Description
19
2 ARM946E-S Processor
21
Structure of ARM946E-S
21
Figure 3: Structure of ARM946E-S Processor System
21
Description of ARM946E-S
22
Operating Frequency of ARM946E-S
22
Cache Structure of ARM946E-S
22
Tightly Coupled Memory (TCM)
22
Memory Protection Unit (MPU)
23
Bus Interface of ARM946E-S
23
ARM946E-S Embedded Trace Macrocell (ETM9)
23
ARM Interrupt Controller (ICU)
23
Prioritization of Interrupts
24
Trigger Modes
24
Masking the Interrupt Inputs
24
Software Interrupts for IRQ
24
Nested Interrupt Structure
24
EOI End-Of-Interrupt
24
IRQ Interrupt Sources
25
FIQ Interrupt Sources
25
Table 2: Overview of IRQ Interrupts
25
Table 3: Overview of FIQ Interrupts
25
IRQ Interrupts as FIQ Interrupt Sources
26
2.9.10 Interrupt Control Register
26
2.9.11 ICU Register Description
27
Table 4: Overview of Interrupt Control Register
27
2.10 ARM946E-S Register
31
Table 5: CP15 Registers - Overview
31
3 Bus System of the ERTEC 200
32
Multilayer AHB" Communication Bus
32
AHB Arbiter
32
AHB Master-Slave Coupling
32
APB I/O Bus
32
Table 6: Overview of AHB Master-Slave Access
32
4 O on APB Bus
33
Boot Rom
33
Table 7: Access Type and Data Width of the I/O
33
Booting from External ROM
34
Booting Via LBU
34
Booting Via SPI
34
Booting Via UART
34
Memory Swapping
34
Table 8: Selection of Download Source
34
General Purpose I/O (GPIO)
35
Figure 4: GPIO Cell on GPIO Port [31:0] of the ERTEC 200
35
Address Assignment of GPIO Registers
36
GPIO Register Description
36
Table 9: Overview of GPIO Registers
36
Timer 0/1/2
38
Timer 0 and Timer 1
38
Timer 0/1 Interrupts
39
Timer 0/1 Prescaler
39
Cascading of Timers 0/1
39
Timer 2
39
Address Assignment of Timer Registers
40
Timer Register Description
40
Table 10: Overview of Timer Registers
40
F-Timer Function
43
Figure 5: Block Diagram of F-Counter
43
Address Assignment of F-Timer Registers
44
F-Timer Register Description
44
Table 11: Overview of F-Timer Registers
44
Watchdog Timers
45
Watchdog Timer 0
45
Watchdog Timer 1
45
Watchdog Interrupt
45
Wdout0_N
45
Wdout1_N
45
Figure 6: Watchdog Timing
45
Watchdog Registers
46
Address Assignment of Watchdog Registers
46
Watchdog Register Description
46
Table 12: Overview of WD Registers
46
UART Interface
48
Figure 7: Block Diagram of UART
48
Address Assignment of UART Registers
49
Table 13: Baud Rates for UART at F =50 Mhz
49
Table 14: Overview of UART Registers
49
UART Register Description
50
Synchronous Interface SPI
54
Figure 8: Block Diagram of SPI
54
Address Assignment of SPI Register
55
Table 15: Overview of SPI Registers
55
SPI Register Description
56
System Control Register
58
Address Assignment of System Control Registers
58
System Control Register Description
59
Table 16: Overview of System Control Registers
59
5 General Hardware Functions
64
Clock Generation and Clock Supply
64
Clock Supply in ERTEC 200
64
Figure 9: Clock Generation in ERTEC 200
64
Table 17: Overview of ERTEC 200 Clocks
64
JTAG Clock Supply
65
Clock Supply for Phys and Ethernet Macs
65
Reset Logic of the ERTEC 200
65
Poweron Reset
65
Figure 10: Clock Supply of Ethernet Interface
65
Hardware Reset
66
Watchdog Reset
66
Software Reset
66
IRT Switch Reset
66
Figure 11: Power-Up Phase of the PLL
66
Address Space and Timeout Monitoring
67
AHB Bus Monitoring
67
APB Bus Monitoring
67
EMIF Monitoring
67
Configuration Options on the ERTEC 200
67
Table 18: Configurations for ERTEC 200
68
6 External Memory Interface (EMIF)
69
Address Assignment of EMIF Registers
70
EMIF Register Description
70
Table 19: Overview of EMIF Registers
70
7 Local Bus Unit (LBU)
74
Page Range Setting
76
Page Offset Setting
76
Table 20: Setting of Various Page Sizes
76
Table 21: Setting of Various Offset Areas
76
LBU Address Mapping
77
Figure 12: Interconnection of Addresses between Host and ERTEC 200 LBU
77
Table 22: Address Mapping from the Perspective of an External Host Processor on the LBU Port
77
Page Control Setting
78
Host Access to the ERTEC200
78
Table 23: Summary of Accesses to Address Areas of ERTEC 200
78
Table 24: Host Access to Address Areas of ERTEC 200
78
Figure 13: LBU-Read-Sequence with Separate RD/WR Line
79
LBU Read from ERTEC 200 with Separate Read/Write Line (LBU_RDY_N Active Low)
79
Table 25: LBU Read Access Timing with Seperate Read/Write Line
79
Figure 14: LBU-Write-Sequence with Separate RD/WR Line
80
LBU Write to ERTEC 200 with Separate Read/Write Line (LBU_RDY_N Active Low)
80
Table 26: LBU Write Access Timing with Seperate Read/Write Line
80
Figure 15: LBU-Read-Sequence with Common RD/WR Line
81
LBU Read from ERTEC 200 with Common Read/Write Line (LBU_RDY_N Active Low)
81
Table 27: LBU Read Access Timing with Common Read/Write Line
81
LBU Write to ERTEC 200 with Common Read/Write Line (LBU_RDY_N Active Low)
82
Host Interrupt Handling
82
Figure 16: LBU-Write-Sequence with Common RD/WR Line
82
Table 28: LBU Write Access Timing with Common Read/Write Line
82
Address Assignment of LBU Registers
83
LBU Register Description
83
Table 29: Overview of LBU Registers
83
8 DMA-Controller
85
Table 30: DMA Transfer Modes
85
Table 31: I/O Synchronization Signals
85
Description of DMA Registers
86
DMA Register Address Assignment
86
Table 32: Overview of DMA Registers
86
9 Multiport Ethernet PHY
88
10 Memory Description
91
Memory Partitioning of the ERTEC 200
91
Table 33: Partitioning of Memory Areas
91
10.2 Detailed Memory Description
92
Table 34: Detailed Description of Memory Segments
93
11 Test and Debugging
94
11.1 ETM9 Embedded Trace Macrocell
94
11.1.1 Trace Modes
94
11.1.2 Features of the ETM9 Module
94
Copyright © Siemens AG 2007. All Rights Reserved
94
Technical Data Subject to Change Version
94
11.1.3 ETM9 Registers
94
Trace Interface
95
11.3 JTAG Interface
95
11.4 Debugging Via UART
95
Table 35: Pin Assignment of JTAG Interface
95
12 Miscellaneous
96
12.1 Acronyms/Glossary
96
12.2 References
97
Advertisement
Advertisement
Related Products
Siemens Ertec 400
Siemens ET 200M Series
Siemens ECOFAST
Siemens EPAC300-M51
Siemens EPAC300-M52
Siemens OpenAir EA GCA-1
SIEMENS ER326AB90L
SIEMENS ER326BB90A
SIEMENS ER926SB90A
Siemens ER6**R series
Siemens Categories
Industrial Equipment
Controller
Control Unit
Oven
Washer
More Siemens Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL