Page 1
MF1153 - 03 CMOS 4 - BIT SINGLE CHIP MICROCOMPUTER S1C63558 Technical Manual S1C63558 Technical Hardware...
Page 2
No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any...
Page 3
Revisions and Additions for this manual Chapter Section Page 2.1.2 4.7.3 Item Table 2.1.2.1 LCD drive voltage when generated internally Table 4.7.3.1 LCD drive voltage when generated internally Contents The table was revised. The table was revised.
Page 5
The information of the product number change Starting April 1, 2001, the product number has been changed as listed below. Please use the new product number when you place an order. For further information, please contact Epson sales representative. Configuration of product number...
CHAPTER The S1C63558 is a microcomputer which has a high-performance 4-bit CPU S1C63000 as the core CPU, ROM (8,192 words 13 bits), RAM (5,120 words mable timer, time base counters (2 systems), SVD circuit, a dot-matrix LCD driver that can drive a...
EPSON System Reset RESET Control Interrupt Generator Stopwatch Timer Clock Timer Programmable Timer/Counter K00–K03 K10–K13 Input Port TEST R00–R03 Output Port R10–R13 R20–R23 Sound Generator P00–P03 P10–P13 I/O Port P20–P23 P30–P33 Serial Interface (1) Serial Interface (2) S1C63558 TECHNICAL MANUAL...
The function option generator FOG63558, that has been prepared as the development software tool of S1C63558, is used for this selection. Mask pattern of the IC is finally generated based on the data created by the FOG63558.
Page 16
CL, FR <Mask option list> The following is the option list for the S1C63558. Multiple selections are available in each option item as indicated in the option list. Refer to Chapter 4, "Peripheral Circuits and Operation", to select the specifica- tions that meet the application system.
Page 17
9. LCD DRIVER SPECIFICATION 1. 40 seg 17 com 2. 48 seg 8 com 10. FSK INTERNAL FEEDBACK RESISTOR 1. Use 2. Not Use S1C63558 TECHNICAL MANUAL 2. Nch-OpenDrain 2. Nch-OpenDrain 2. Nch-OpenDrain 2. Nch-OpenDrain 2. Nch-OpenDrain 2. Nch-OpenDrain 2. Nch-OpenDrain 2.
= 2.2 V to 5.5 V The S1C63558 operates by applying a single power supply within the above range between V The S1C63558 itself generates the voltage necessary for all the internal circuits by the built-in power supply circuits shown in Table 2.1.1.
2.2 Initial Reset To initialize the S1C63558 circuits, initial reset must be executed. There are two ways of doing this. (1) External initial reset by the RESET terminal (2) External initial reset by simultaneous low input to terminals K00–K03 (mask option setting) The circuits are initialized by either (1) or (2).
Undefined Display memory Undefined Other pheripheral circuits Undefined See Section 4.1, "Memory Map". Undefined 0110H Undefined Undefined Undefined Undefined Undefined EPSON is 32.768 kHz) during normal opera- Peripheral circuits Number of bits Setting value Undefined Undefined – S1C63558 TECHNICAL MANUAL...
For setting procedure of the functions, see explanations for each of the peripheral circuits. 2.3 Test Terminal (TEST) This is the terminal used for the factory inspection of the IC. During normal operation, connect the TEST terminal to V S1C63558 TECHNICAL MANUAL CHAPTER 2: POWER SUPPLY AND INITIAL RESET Special output FOUT...
The core CPU can linearly access the program space up to step FFFFH from step 0000H, however, the program area of the S1C63558 is step 0000H to step 1FFFH. The program start address after initial reset is assigned to step 0110H. The non-maskable interrupt (NMI) vector and hardware interrupt vectors are allocated to step 0100H and steps 0104H–010EH, respectively.
4 bits. The data ROM is assigned to addresses 8000H to 87FFH on the data memory map, and the data can be read using the same data memory access instructions as the RAM. S1C63558 TECHNICAL MANUAL 0000H 4-bit access area...
CHAPTER ERIPHERAL The peripheral circuits of S1C63558 (timer, I/O, etc.) are interfaced with the CPU in the memory mapped I/O method. Thus, all the peripheral circuits can be controlled by accessing the I/O memory on the memory map using the memory operation instructions. The following sections explain the detailed operation of each peripheral circuit.
Page 25
TCD0 FF17H HSON CRMUT CTMUT FF18H Remarks 1 Initial value at initial reset 2 Not set in the circuit S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Memory Map) Name Init CLKCHG OSC3 OSC1 CPU clock switch OSCC OSC3 oscillation On/Off –...
Page 26
Output Input IOC02 Output Input P00–P03 I/O control register IOC01 Output Input IOC00 Output Input PUL03 PUL02 P00–P03 pull-up control register PUL01 PUL00 – High – High P00–P03 I/O port data – High – High EPSON Comment S1C63558 TECHNICAL MANUAL...
Page 27
IOC32 IOC31 IOC30 FF4CH PUL33 PUL32 PUL31 PUL30 FF4DH S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Memory Map) Name Init IOC13 Output Input P13 I/O control register General-purpose register when SIF (clock sync. slave) is selected IOC12 Output...
4.2.1 Configuration of watchdog timer The S1C63558 has a built-in watchdog timer that operates with a 256 Hz divided clock from the OSC1 as the source clock. The watchdog timer starts operating after initial reset, however, it can be stopped by the software.
(not used) before generating an interrupt (NMI) if it is not used. Table 4.2.3.1 Control bits of watchdog timer Name Init – Unused – Unused WDEN Enable Disable Watchdog timer enable WDRST Reset Reset Invalid Watchdog timer reset (writing) EPSON Comment S1C63558 TECHNICAL MANUAL...
4.3 Oscillation Circuit 4.3.1 Configuration of oscillation circuit The S1C63558 has two oscillation circuits (OSC1 and OSC3). OSC1 is a crystal oscillation circuit that supplies the operating clock to the CPU and peripheral circuits. OSC3 is a ceramic oscillation circuit.
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Oscillation Circuit) 4.3.3 OSC3 oscillation circuit The S1C63558 has built-in the OSC3 oscillation circuit that generates the CPU's sub-clock (3.58 MHz) for high speed operation and the source clock for peripheral circuits needing a high speed clock (program- mable timer, FOUT output).
OFF. An error in the CPU operation can result if this processing is performed at the same time by the one instruction. (3) The internal operating voltage of V voltage regardless of the operating clock selected. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Oscillation Circuit) Table 4.3.6.1 Control bits of oscillation circuit Name Init...
4.4 Input Ports (K00–K03 and K10–K13) 4.4.1 Configuration of input ports The S1C63558 has eight bits general-purpose input ports. Each of the input port terminals (K00–K03, K10–K13) provides internal pull-up resistor. Pull-up resistor can be selected for each bit with the mask option.
When "Gate direct" is selected, take care that the floating status does not occur for the input. Select "With pull-up resistor" for input ports that are not being used. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Input Ports)
Page 41
(write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state. At initial reset, these flags are set to "0". S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Input Ports) EPSON...
"1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state. EPSON S1C63558 TECHNICAL MANUAL...
(R00–R03, R10–R13 and R20–R23) 4.5.1 Configuration of output ports The S1C63558 has 12 bits general output ports. Output specifications of the output ports can be selected individually with the mask option. Two kinds of output specifications are available: complementary output and N-channel open drain output.
Page 45
Refer to Section 4.3, "Oscillation Circuit", for the control and notes. Figure 4.5.4.2 shows the output waveform of the FOUT signal. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Output Ports) ) level the same as the DC output if "0" is...
Page 46
R13 register at "1" and the R13HIZ register at "0". Use the HF register for controlling the HFO signal output. Refer to Section 4.14, "Telephone Function" for details of the signal and controlling method. Fix at "0" Fix at "1" "0" "1" Fig. 4.5.4.2 Output waveform of FOUT signal EPSON "0" S1C63558 TECHNICAL MANUAL...
FFC1H *1 Initial value at initial reset *2 Not set in the circuit *3 Constantly "0" when being read S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Output Ports) Table 4.5.5.1 Control bits of output ports Name Init R03 output selection (R03 should be fixed at "1".)
Page 48
"1" and the R01HIZ register at "0". Refer to Section 4.12, "Sound Generator", for controlling the BZ output. When using the R01 output port for a general-purpose output, fix this register at "0". At initial reset, this register is set to "0". EPSON ), and when "0" is written, S1C63558 TECHNICAL MANUAL...
Page 49
When using the R10 output port for a general-purpose output, fix this register at "0". At initial reset, this register is set to "0". S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Output Ports) Table 4.5.5.2 FOUT clock frequency...
FOUT signal frequency, it is necessary to control the OSC3 oscillation OSC3 circuit before output. Refer to Section 4.3, "Oscillation Circuit", for the control and notes. ) level the same as the DC output if "0" is EPSON S1C63558 TECHNICAL MANUAL...
4.6 I/O Ports (P00–P03, P10–P13, P20–P23 and P30–P33) 4.6.1 Configuration of I/O ports The S1C63558 has 16 bits general-purpose I/O ports. Figure 4.6.1.1 shows the configuration of the I/O port. Address Address Address The I/O port terminals P10– P13, P30–P33 are shared with the input/output terminals of the serial interface (1) and (2).
I/O control. (See Table 4.6.1.1.) 4.6.4 Pull-up during input mode A pull-up resistor that operates during the input mode is built into each I/O port of the S1C63558. Mask option can set the use or non-use of this pull-up.
General-purpose register when FR output is selected – High P22 I/O port data (EXLCDC=0) General-purpose register when CL output is selected – High P21 I/O port data – High P20 I/O port data *3 Constantly "0" when being read EPSON Comment S1C63558 TECHNICAL MANUAL...
Page 55
EXLCDC register. In this case, the control registers for P22 and P23 can be used as general purpose registers that do not affect the output. At initial reset, this register is set to "0". S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (I/O Ports) Table 4.6.6.1(b) Control bits of I/O ports...
Page 56
The terminal voltage level of the I/O port is read out. When the I/O port is in the input mode the voltage level being input to the port terminal can be read out; in the output mode the register value can be read. ), and when "0" is written, EPSON S1C63558 TECHNICAL MANUAL...
Page 57
The pull-up control registers of the port that are set as input for the serial interface function the same as the I/O port. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (I/O Ports) ) the port data that can be read is "1", and when the terminal...
C: terminal capacitance 5 pF + parasitic capacitance ? pF R: pull-up resistance 330 k (2) When special output (CL, FR) has been selected, a hazard may occur when the signal is turned ON or OFF. EPSON S1C63558 TECHNICAL MANUAL...
(1) Display ON/OFF control The S1C63558 incorporates the ALON and ALOFF registers to blink display. When "1" is written to ALON, all the dots go ON, and when "1" is written to ALOFF, all the dots go OFF. At such a time, an ON waveform or an OFF waveform is output from SEG terminals.
Page 60
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (LCD Driver) (2) Switching of drive duty In the S1C63558, the drive duty can be set to 1/17, 1/16 or 1/8 by the software. This setting is done using the LDUTY1 and LDUTY0 registers as shown in Table 4.7.4.1.
4.7.6 LCD contrast adjustment In the S1C63558, the LCD contrast can be adjusted by the software. It is realized by controlling the voltages V circuit. When these voltages are supplied to the externally expanded LCD driver, the expanded LCD contrast is adjusted at the same time.
Page 65
This function outputs an OFF waveform to the SEG terminals, and does not affect the content of the display memory. At initial reset, this register is set to "1". S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (LCD Driver) Table 4.7.7.2 Drive duty setting...
4.8 Clock Timer 4.8.1 Configuration of clock timer The S1C63558 has a built-in clock timer that uses OSC1 (crystal oscillator) as the source oscillator. The clock timer is configured of an 8-bit binary counter that serves as the input clock, f output from the prescaler.
EIT3). However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" at the falling edge of the corresponding signal. Clock timer timing chart Fig. 4.8.3.1 Timing chart of clock timer EPSON S1C63558 TECHNICAL MANUAL...
Also, when the STOP status changes to the RUN status, the data that is maintained can be used for resuming the count. At initial reset, this register is set to "0". S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Clock Timer) Table 4.8.4.1 Control bits of clock timer Name Init –...
"1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state. EPSON S1C63558 TECHNICAL MANUAL...
4.9 Stopwatch Timer 4.9.1 Configuration of stopwatch timer The S1C63558 has 1/100 sec unit and 1/10 sec unit stopwatch timer built-in. The stopwatch timer is configured with a 2 levels 4-bit BCD counter which has an input clock approximating 100 Hz signal (signal divided from OSC1 to the closest 100 Hz) and data can be read in units of 4 bits by software.
EISW1). However, regardless of the setting of the interrupt mask registers, the interrupt factor flags are set to "1" by the overflow of their corresponding counters. Stopwatch timer (SWD0–3) timing chart Stopwatch timer (SWD4–7) timing chart Fig. 4.9.3.1 Timing chart for stopwatch timer EPSON dividing OSC1 S1C63558 TECHNICAL MANUAL...
In the STOP status, the timer data is maintained until the next RUN status or the timer is reset. Also, when the STOP status changes to the RUN status, the data that is maintained can be used for resuming the count. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Stopwatch Timer) Table 4.9.4.1 Control bits of stopwatch timer Name Init –...
"1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state. EPSON S1C63558 TECHNICAL MANUAL...
4.10 Programmable Timer 4.10.1 Configuration of programmable timer The S1C63558 has two 8-bit programmable timer systems (timer 0 and timer 1) built-in. Timer 0 and timer 1 are composed of 8-bit presettable down counters and they can be used as 8-bit channel programmable timers.
Consequently, the pulse width of noise that can reliably be rejected is 0.48 msec* or less. ( : f = 32.768 kHz). OSC1 Figure 4.10.3.2 shows the count down timing with noise rejecter. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Programmable Timer) EPSON...
Figure 4.10.6.3 shows the output waveform of the TOUT signal. R02HIZ register R02 register PTOUT register TOUT output Fig. 4.10.6.3 Output waveform of the TOUT signal S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Programmable Timer) TOUT Register PTOUT Register...
Oscillation frequency (OSC1/OSC3) bps: Transfer rate (00H can be set to RLD1X) Be aware that the maximum clock frequency for the serial interface is limited to 1 MHz when OSC3 is used as the clock source. EPSON S1C63558 TECHNICAL MANUAL...
FFE2H IPT1 IPT0 FFF2H *1 Initial value at initial reset *2 Not set in the circuit *3 Constantly "0" when being read S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Programmable Timer) Name Init – Unused EVCNT Event ct.
Page 82
EVCNT register, the event counter mode is selected and when "0" is written, the timer mode is selected. At initial reset, this register is set to "0". PTPS11 PTPS10 Prescaler division ratio PTPS01 PTPS00 Source clock / 256 Source clock / 32 Source clock / 4 Source clock / 1 EPSON S1C63558 TECHNICAL MANUAL...
Page 83
Since the high-order 4 bits are held by reading the low-order 4 bits, be sure to read the low-order 4 bits first. Since these latches are exclusively for reading, the writing operation is invalid. At initial reset, these counter data are set to "00H". S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Programmable Timer) EPSON...
Page 84
R02 and when "0" is written, the terminal goes to a high ) level. However, the data register R02 must always be "1" and the high impedance control register R02HIZ must always be "0" (data output state). At initial reset, this register is set to "0". EPSON S1C63558 TECHNICAL MANUAL...
Page 85
(write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state. At initial reset, these flags are set to "0". S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Programmable Timer) EPSON...
"1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state. "1" (RUN) "0" (STOP) writing writing 41H 40H 3FH 3EH EPSON S1C63558 TECHNICAL MANUAL...
4.11 Serial Interface 4.11.1 Configuration of serial interface The S1C63558 incorporates 2 channels (SIF (1), SIF (2)) of full duplex serial interface circuits (when asynchronous system is selected) that allows the user to select either clock synchronous system or asynchronous system.
When received data has been read and the preparation for next data receiving is completed, write "1" into RXTRG to start receiving. (When "1" is written to RXTRG in slave mode, SRDY switches to "0".) S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)
Select the clock synchronous mode by writing the data as indicated below to the two bits of the mode selection registers SMD0 and SMD1. Master mode: SMD0 = "0", SMD1 = "0" Slave mode: SMD0 = "1", SMD1 = "0" SCLK Data D0 D1 D2 D3 D4 D5 D6 D7 EPSON S1C63558 TECHNICAL MANUAL...
Page 93
"0" to the transmit enable register TXEN, when the transmitting is completed. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface) Fig. 4.11.6.2 Transmit procedure in clock...
Page 94
Data receiving RXEN 0, TXEN RXEN Transmitter ready ? RXTRG ISRC = 1 ? Received data reading from TRXD0–TRXD7 Receiving complete ? RXEN Fig. 4.11.6.3 Receiving procedure in clock synchronous mode EPSON S1C63558 TECHNICAL MANUAL In case of master mode...
Page 97
(5) Repeat steps (3) to (4) for the number of bytes of trans- mitting data, and then set the transmit disable status by writing "0" to the transmit enable register TXEN, when the transmitting is completed. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface) EPSON Data transmitting...
Page 98
Data receiving RXEN Resets error flags PER, OER and FER RXEN Error generated ? Receiving interrupt ? Received data reading from TRXD0–TRXD7 RXTRG Receiving complete ? RXEN Fig. 4.11.7.3 Receiving procedure in asynchronous mode EPSON S1C63558 TECHNICAL MANUAL Error processing...
Page 99
Furthermore, when the timing for writing "1" to RXTRG and the timing for the received data transfer to the receive data buffer overlap, it will be recognized as an overrun error. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)
Figure 4.11.8.1 shows the configuration of the serial interface interrupt circuit. D0 D1 D2 D3 D4 D5 D6 D7 (a) Transmit timing D0 D1 D2 D3 D4 D5 D6 D7 1st data (b) Receive timing EPSON D0 D1 D2 D3 D4 D5 D6 D7 2st data S1C63558 TECHNICAL MANUAL...
Page 101
Since all three types of errors result in the same interrupt factor, you should identify the error that has been generated by the error flags PER (parity error), OER (overrun error) and FER (framing error). S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)
– High TRXD4S – High EPSON Comment [SMD1S, 0S] Mode Clk-sync. master Clk-sync. slave [SMD1S, 0S] Mode Async. 7-bit Async. 8-bit [SCS1S, 0S] Mode 1200bps 600bps 2400bps ransmit/receive data (low-order 4 bits) ransmit/receive data (high-order 4 bits) S1C63558 TECHNICAL MANUAL...
Page 103
Sets P10–P13 to the input/output port for the serial interface. When "1" is written: Serial interface When "0" is written: I/O port Reading: Valid S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface) Table 4.11.9.1(b) Serial interface control bits Name Init –...
Page 105
TXTRG/TXTRGS can be read as the status. When set to "1", it indicates transmitting operation, and "0" indicates transmitting stop. At initial reset, TXTRG/TXTRGS is set to "0". S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface) EPSON...
Page 106
The TRXD7/TRXD7S becomes invalid for the 7-bit asynchronous mode. Converted serial data for which the bits set at "1" as High (V Low (V ) level are output from the SOUT terminal. ) level and for which the bits set at "0" as EPSON S1C63558 TECHNICAL MANUAL...
Page 107
PER/PERS is reset to "0" by writing "1". PER/PERS is set to "0" at initial reset or when RXEN/RXENS is set to "0". S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface) EPSON...
Page 108
RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state. At initial reset, these flags are set to "0". EPSON S1C63558 TECHNICAL MANUAL...
"1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface) Clock source...
Fig. 4.12.1.1 Configuration of sound generator 4.12.2 Buzzer output circuit The S1C63558 uses the R01 (BZ) and R00 (XBZ) terminals for outputting buzzer signals. To drive a piezoelectric buzzer with one terminal, use the BZ signal output from the R01 (BZ) terminal. The piezo- electric buzzer should be driven via a bipolar transistor.
Note: Since the BZ and XBZ signals are generated asynchronous to the BZE register, hazards may be produced when the signal goes ON/OFF due to the setting of the BZE register. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Sound Generator) ) and XBZ (R00) terminal goes Low (V "0"...
When using the BZ and XBZ outputs, fix the registers at "1". R01 corresponds to the BZ output and R00 corresponds to the XBZ output. At initial reset, these registers are all set to "1". S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Sound Generator) Table 4.12.7.1 Control bits of sound generator...
Page 116
Select the buzzer frequency from among the above 8 types that have divided the oscillation clock. At initial reset, this register is set to "0". Table 4.12.7.2 Buzzer signal frequency setting BZFQ1 BZFQ0 Buzzer frequency (Hz) EPSON 4096.0 3276.8 2730.7 2340.6 2048.0 1638.4 1365.3 1170.3 S1C63558 TECHNICAL MANUAL...
Page 117
When "1" has been written in ENRTM, it becomes 125 msec (8 Hz) units and when "0" has been written, it becomes 62.5 msec (16 Hz) units. At initial reset, this register is set to "0". S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Sound Generator) Table 4.12.7.3 Duty ratio setting...
(3) Since the BZ and XBZ signals are the special outputs of the R01 and R00 ports, it is necessary to set the high impedance control registers (R01HIZ, R00HIZ) to "0", the data registers (R01, R00) to "1" and the output selection registers (BZOUT, XBZOUT) to "1" before setting the BZE register to "1". EPSON S1C63558 TECHNICAL MANUAL...
4.13.1 Configuration of SVD circuit The S1C63558 has a built-in SVD (supply voltage detection) circuit, so that the software can find when the source voltage lowers. It is possible to check an external voltage drop, other than the supply voltage, by mask option.
2. Maintain for 100 µsec minimum 3. Set SVDON to "0" 4. Read SVDDT (2) The SVD circuit should normally be turned OFF because SVD operation increase current consump- tion. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (SVD Circuit) EPSON...
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Telephone Function) 4.14 Telephone Function (Tone/Pulse Dialer) 4.14.1 Configuration of tone/pulse dialer The S1C63558 has a telephone function built-in. This function includes DTMF (Dual Tone Multi-Fre- quency), DP (Dialing pulse), Pause, Flash, Hold-line, Mute control, Hook switch control and Handfree control.
"0" and the data registers (R10–R13) at "1" before writing "1" to the CTMO, CRMO, CHDO and CHFO registers. Also the mute control registers (CTMUT, CRMUT) should be set to "1". S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Telephone Function)
Page 125
When a series of pulses has been transmitted, an interrupt occurs. The next digit process can be started after resetting (writing "1" to) the interrupt factor flag ID. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Telephone Function) START Select •...
Page 127
When dual tone output is selected, the specified ROW and COL frequencies are output after they are composed. Figure 4.14.4.2 shows a timing chart for tone output. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Telephone Function) Table 4.14.4.3 Tone output selection...
Page 128
(XTMUTE and XRMUTE control) is used. Fig. 4.14.4.2 Tone output timing chart ) is 94 msec and can be prolonged using the CTO register EPSON Tone duration time Tone inter-digit pause time Mute hold time ) after the inter-digit S1C63558 TECHNICAL MANUAL...
40:60 (MB = "0") or 33.3:66.6 (MB = "1") using the MB register (FF10H•D1). At initial reset, it is set to 40:60 (MB = "0"). S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Telephone Function) 32 kHz...
Page 131
4. Repeat steps 2 to 3 for the number of dial digits. Communication 5. Write "0" to the HSON register after communication is finished. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Telephone Function) Fig. 4.14.5.2 Pulse output timing chart...
"1" XTMUTE(R10) "1" Interrupt request Fig. 4.14.6.1(a) Pause execution timing chart in pulse mode Table 4.14.6.1 Pause time selection Pause time (sec) Unavailable * Pause EPSON Pause time (sec) Inter-digit pause time Mute hold time Pause time S1C63558 TECHNICAL MANUAL...
Page 133
The pause function uses the same interrupt system as the dialing completion. Therefore, the interrupt factor flag ID must be reset before executing the pause function. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Telephone Function) Pause...
Flash time (msec) Unavailable * Flash Pulse mode Fig. 4.14.7.1 Flash execution timing chart EPSON Flash time (msec) 1031 1125 1219 1313 1406 Flash Tone mode Flash time Flash pause time Inter-digit pause time Mute hold time S1C63558 TECHNICAL MANUAL...
Figure 4.14.8.1 shows a timing chart of the hold-line function. HSON "0" (FF18H•D3) Data bus Write to HOLD "0" (FF14H•D2) XRMUTE(R11) "1" XTMUTE(R10) "1" HDO(R12) "0" S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Telephone Function) Hold ON Fig. 4.14.8.1 Hold-line execution timing chart EPSON Hold OFF...
|Iming regardless of the EID register setting. So operation status can also be checked by reading the ID flag. The ID flag is reset by writing "1". It must be reset for the next interrupt after an interrupt has occurred. EPSON S1C63558 TECHNICAL MANUAL...
(HDO) (XRMUTE) (XTMUTE) FF33H FFE9H FFF9H 1 Initial value at initial reset 2 Not set in the circuit S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Telephone Function) Name Init CLKCHG OSC3 OSC1 CPU clock switch OSCC OSC3 oscillation On/Off –...
Page 138
When using the R12 terminal for the HDO output, write "1" to this register. Furthermore, fix the R12 register at "1" and the R12HIZ register at "0". The HDO output is controlled by the HOLD register (FF14H•D2). At initial reset, this register is set to "0". EPSON S1C63558 TECHNICAL MANUAL...
Page 139
When "1" is written to the DRS register, 20 pps is set. When "0" is written, 10 pps is set. This selection is valid only for pulse mode. At initial reset, this register is set to "0". S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Telephone Function) EPSON...
Page 140
Unavailable * Table 4.14.10.3 Selection of flash times Flash time (msec) Unavailable * EPSON Pause time (sec) Flash time (msec) 1031 1125 1219 1313 1406 ) level and the HDO ) level and the HDO (R12) terminal goes S1C63558 TECHNICAL MANUAL...
Page 141
The specified inter-digit pause time will be inserted after each dialing pulse digit. This selection is valid only for pulse mode. At initial reset, this register is set to "1000B" (750 msec). S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Telephone Function) ) level.
Page 143
When the CRMUTE register is set to "1", the XRMUTE (R11) terminal is controlled by the hardware and will be Low (V ) level during a dialing pulse cycle or a flash cycle. At initial reset, this register is set to "1". S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Telephone Function) TCD code Pulse count...
Page 144
EID is the interrupt mask register corresponding to the dialing interrupt factor. Interrupts set to "1" are enabled and interrupts set to "0" are disabled. At initial reset, this register is set to "0". ) level and the hook switch goes to EPSON S1C63558 TECHNICAL MANUAL...
"1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Telephone Function) EPSON...
4.15 FSK Demodulator 4.15.1 Configuration of FSK demodulator The S1C63558 has a built-in FSK (Frequency Shift Keying) demodulator that interfaces to various calling information delivery services such as calling number delivery (compatible with ITU-T V.23/Bell 202). Figures 4.15.1.1 and 4.15.1.2 show the block diagram of the FSK demodulator and the configuration of FSK core block, respectively.
Page 147
Reference voltage (1/2V The basic external connection diagram is shown in Figure 4.15.1.3. Protection Network RING Fig. 4.15.1.3 Basic external connection diagram (example for Bellcore) S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (FSK Demodulator) – Band-pass filter Carrier detection circuit Fig.
A resistor of approximately 500 k is recommended for R The gain can be found with the following formula. 100k 100k – 100k RING 100k 500pF – RING 500pF and R , and approximately 200 k for R 500pF – RING and R EPSON and R S1C63558 TECHNICAL MANUAL...
By copying the CDET bit to the CDETCP register, the carrier detection interrupt changes its generation timing to the falling edge. RDETCP CDETCP RDET Fig. 4.15.3.1 Relationship between the detection bit and the comparison register S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (FSK Demodulator) CDET (Initial value) CDET Ring detection interrupt generation The interrupt is generated when the contents of RDET are unmatched with the comparison register RDETCP.
It takes a maximum 5 msec for oscillation stabilization after turning the OSC3 oscillation circuit ON. Do not turn the FSK demodulator ON in this period. Refer to Section 4.3, "Oscillation Circuit", for controlling the OSC3 oscillation circuit. 101010... DATA 101010... DATA (5) ...Step of Figure 4.15.3.1 EPSON 2nd RING S1C63558 TECHNICAL MANUAL...
Page 151
9. Switch the CPU operating clock from OSC3 to OSC1 by writing "0" to CLKCHG. 10. Turn the OSC3 oscillation circuit OFF by writing "0" to OSCC. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (FSK Demodulator) FSK receiving...
Page 153
(I flag = "1"), an interrupt will be generated to the CPU. Regardless of the interrupt mask register setting, the interrupt factor flag will be set to "1" by the occur- rence of an interrupt generation condition. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (FSK Demodulator) EPSON...
"1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state. EPSON S1C63558 TECHNICAL MANUAL...
NMI are masked and interrupts cannot be accepted until the other one is set. <HALT> The S1C63558 has HALT functions that considerably reduce the current consumption when it is not necessary. The CPU enters HALT status when the HALT instruction is executed.
"1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Interrupt and HALT) Table 4.16.1.1 Interrupt factors...
FFE8H FFE9H EIRDET EICDET FFEAH *1 Initial value at initial reset *2 Not set in the circuit S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Interrupt and HALT) Table 4.16.4.1(a) Control bits of interrupt (1) Name Init SIK03 Enable...
Page 160
Interrupt factor flag (FSK demodulator carrier detection) *3 Constantly "0" when being read Refer to Section 4.14, "Telephone Function". Refer to Section 4.15, "FSK Demodulator". Refer to Section 4.10, "Programmable Timer". Refer to Section 4.11, "Serial Interface". EPSON Comment S1C63558 TECHNICAL MANUAL...
SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set. S1C63558 TECHNICAL MANUAL CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Interrupt and HALT) Refer to Section 4.4, "Input Ports".
UMMARY OF 5.1 Notes for Low Current Consumption The S1C63558 contains control registers for each of the circuits so that current consumption can be reduced. These control registers reduce the current consumption through programs that operate the circuits at the minimum levels.
0000H to 00FFH. Therefore, pay attention to the SP1 value because it may be set to 0200H or more exceeding the 4-bit/16-bit accessible range in the S1C63558 or it may be set to 00FFH or less. Memory accesses except for stack operations by SP1 are 4-bit data access. After initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set by software.
Page 164
OSC1 ) level the same as the DC output if "0" is 8 commons is selected, COM terminals change to SEG terminals SEG41 COM14 SEG42 COM13 SEG46 COM9 SEG47 COM8 EPSON 8) dots SEG43 COM12 SEG44 SEG47 S1C63558 TECHNICAL AMANUAL...
Page 165
Consequently, you should allow an adequate waiting time after turning ON of the OSC3 oscillation, before starting transmitting/receiving of serial interface. (6) Be aware that the maximum clock frequency for the serial interface is limited to 1 MHz. S1C63558 TECHNICAL MANUAL "1" (RUN) writing 41H 40H 3FH 3EH Fig.
Page 166
Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set. 3. Set SVDON to "0" 4. Read SVDDT EPSON S1C63558 TECHNICAL AMANUAL...
(3) Components which are connected to the V connected in the shortest line. In particular, the V –V Do not connect anything to the V S1C63558 TECHNICAL MANUAL pattern as large as pattern for any purpose other and V and V...
Page 168
(2) The inspection process of the product needs an environment that shields the IC from visible radiation. (3) As well as the face of the IC, shield the back and side too. Prohibited pattern OSC4 OSC3 Large current signal line High-speed signal line EPSON S1C63558 TECHNICAL AMANUAL...
Rectifier RING Protection Network X'tal –C Note: The table is simply an example, and is not guaranteed to work. S1C63558 TECHNICAL MANUAL CHAPTER 6: BASIC EXTERNAL WIRING DIAGRAM ASIC XTERNAL LCD panel 40 S1C63558 [The potential of the substrate (back of the chip) is V...
Ceramic oscillation SVD V EPSON -0.5 to 7.0 + 0.3 + 0.3 -20 to 70 -65 to 150 ( Ta=-20 to 70 C ) Min. Typ. Max. – 32.768 – – 3.58 S1C63558 TECHNICAL MANUAL =0V ) Unit – Unit...
Low level input current (1) Low level input current (2) High level output current Low level output current Common output current Segment output current S1C63558 TECHNICAL MANUAL CHAPTER 7: ELECTRICAL CHARACTERISTICS Condition K00–03, K10–13 P00–03, P10–13, P20–23, P30–33 RESET, TEST RDIN, RDRC K00–03, K10–13...
Item Symbol Oscillation start voltage Vsta Oscillation start time Oscillation stop voltage Vstp S1C63558 TECHNICAL MANUAL CHAPTER 7: ELECTRICAL CHARACTERISTICS =25pF, C =built-in, Ta=-20 to 70 C Condition sta 3sec ( V stp 10sec ( V Including the parasitic capacitance inside the IC (in chip) =2.2 to 5.5V...
(Time as far as AC is excluded.) Sampling clock Erroneous start bit detection signal =0.8V =0.2V Symbol Min. =0.8V =0.2V Symbol Min. Symbol Min. Start bit EPSON =0.8V =0.2V Typ. Max. =0.8V =0.2V Typ. Max. Typ. Max. Stop bit S1C63558 TECHNICAL MANUAL Unit Unit Unit...
In addition, the following expressions can be used to calculate the sensitivity of CD resistor is used for the input amplifier (mask option). = -51 + 20log( Band-pass filter gain (Typ. value) 1000 2000 Frequency (Hz) S1C63558 TECHNICAL MANUAL CHAPTER 7: ELECTRICAL CHARACTERISTICS Condition 300Hz 1200Hz 1700Hz 2200Hz...
7.10 Characteristic Curves (reference value) High level output current (Pxx, Rxx, BZ) = 3.0 V = 5.0 V Low level output current (Pxx, Rxx, BZ) S1C63558 TECHNICAL MANUAL CHAPTER 7: ELECTRICAL CHARACTERISTICS –V EPSON Ta = 70˚C, Max. value Ta = 70˚C, Min. value = 5.0 V...
Page 178
= 3.0 V = 5.0 V Low level output current (SEGxx) –V EPSON Ta = 70˚C, Max. value -0.1 -0.2 -0.3 -0.4 -0.5 -0.6 -0.7 -0.8 -0.9 -1.0 Ta = 70˚C, Min. value = 5.0 V = 3.0 V S1C63558 TECHNICAL MANUAL...
CHAPTER 9.1 Diagram of Pad Layout S1C63558 TECHNICAL MANUAL AYOUT (0, 0) 4.01 mm EPSON CHAPTER 9: PAD LAYOUT Die No. Chip thickness: 400 µm Pad opening: 100 µm...
Page 183
EPSON HONG KONG LTD. 20/F., Harbour Centre, 25 Harbour Road Wanchai, Hong Kong Phone: +852-2585-4600 Fax: +852-2827-4346 Telex: 65542 EPSCO HX EPSON TAIWAN TECHNOLOGY & TRADING LTD. 10F, No. 287, Nanking East Road, Sec. 3 Taipei Phone: 02-2717-7360 Fax: 02-2712-9164 Telex: 24444 EPSONTB HSINCHU OFFICE 13F-3, No.
Page 184
In pursuit of “Saving” Technology, Epson electronic devices. Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers’ dreams. Epson IS energy savings.