Pin No.
Pin Name
46
VDDE
47
WMD1
48
VSS
49
WMD0
50
PAGE2
51
VSS
52, 53
PAGE1, PAGE0
54
BOOT
55
BTACT
56
BST
57
MOD1
58
MOD0
59
EXLOCK
60
VDDI
61
VSS
62, 63
A17, A16
64 to 66
A15 to A13
67
GP10
68
GP9
69
GP8
70
VDDI
71
VSS
72 to 75
D15 to D12
76
VDDE
77 to 80
D11 to D8
81
VSS
82 to 85
A9, A12 to A10
86
TDO
87
TMS
88
XTRST
89
TCK
90
TDI
91
VSS
92 to 97
A8 to A3
98, 99
D7, D6
100
VDDI
101
VSS
102 to 105
D5 to D2
106
VDDE
107, 108
D1, D0
109, 110
A2, A1
111
VSS
112
A0
113
PM
I/O
—
Power supply terminal (+3.3V)
I
External memory wait mode setting terminal Fixed at "H" in this set
—
Ground terminal
I
External memory wait mode setting terminal Fixed at "H" in this set
O
External memory page selection signal output terminal Not used
—
Ground terminal
O
External memory page selection signal output terminal Not used
I
Boot mode control signal input terminal Not used
O
Boot mode state display signal output terminal Not used
I
Boot strap signal input from the main system controller
Operation mode setting terminal "L": enhanced mode, "H": normal mode
I
Fixed at "H" in this set
Operation mode setting terminal "L": single chip mode, "H": can not use
I
Fixed at "L" in this set
I
PLL lock error signal and data error flag input from the digital audio interface receiver
—
Power supply terminal (+2.5V)
—
Ground terminal
O
Address signal output terminal Not used
O
Address signal output to the S-RAM
I
L/R sampling clock signal (44.1 kHz) input terminal Not used
O
Read ready signal output to the main system controller
I
Channel status bit 1 input from the digital audio interface receiver
—
Power supply terminal (+2.5V)
—
Ground terminal
I/O
Two-way data bus with the S-RAM
—
Power supply terminal (+3.3V)
I/O
Two-way data bus with the S-RAM
—
Ground terminal
O
Address signal output to the S-RAM
O
Simplicity emulation data output terminal Not used
I
Simplicity emulation data input start and end terminal Not used
I
Simplicity emulation non-sync break signal input terminal Not used
I
Simplicity emulation clock signal input terminal Not used
I
Simplicity emulation data input terminal Not used
—
Ground terminal
O
Address signal output to the S-RAM
I/O
Two-way data bus with the S-RAM
—
Power supply terminal (+2.5V)
—
Ground terminal
I/O
Two-way data bus with the S-RAM
—
Power supply terminal (+3.3V)
I/O
Two-way data bus with the S-RAM
O
Address signal output to the S-RAM
—
Ground terminal
O
Address signal output to the S-RAM
I
PLL initialize signal input from the main system controller
Description
STR-DA5000ES
93