Download Print this page

Figure 6.18 Bus Timing For 16-Bit 3-State Access Space (3) (Word Access) - Hitachi H8S/2215 Series Hardware Manual

Hitachi single-chip microcomputer

Table Of Contents

page of 745

/ 745
Contents
Table of Contents
Bookmarks

Table of Contents

Advertisement

φ

Address bus

D15 to D8

Read

D7 to D0

Write

D15 to D8

D7 to D0

Note: n = 0 to 7

Figure 6.18 Bus Timing for 16-Bit 3-State Access Space (3) (Word Access)

Bus cycle

T

T

1

2

Valid

Valid

T

3

Valid

Valid

Rev. 3.0, 10/02, page 127 of 686

Table of Contents

Advertisement

Table of Contents