Table of Contents
Advertisement
Bit 4: Display data control (DISP)
Bit 4 specifies whether the LCD RAM contents are displayed or blank data is displayed regardless
of the LCD RAM contents.
Bit 4
DISP
Description
0
Blank data is displayed
1
LCD RAM data is display
Bits 3 to 0: Frame frequency select 3 to 0 (CKS3 to CKS0)
Bits 3 to 0 select the operating clock and the frame frequency. In subactive mode, watch mode,
and subsleep mode, the system clock (ø) is halted, and therefore display operations are not
performed if one of the clocks from ø/2 to ø/256 is selected. If LCD display is required in these
modes, øw, øw/2, or øw/4 must be selected as the operating clock.
Bit 3
Bit 2
Bit 1
CKS3
CKS2
CKS1
0
0
*
0
*
0
0
1
*
1
0
0
1
0
0
1
0
1
1
0
1
1
1
0
1
1
0
1
1
1
1
1
1
Notes: 1. This is the frame frequency in active (medium-speed, øosc/16) mode when ø = 2 MHz.
2. When 1/3 duty is selected, the frame frequency is 4/3 times the value shown.
3. This is the frame frequency when øw = 32.768 kHz.
Bit 0
CKS0
Operating Clock
0
øw
1
øw/2
øw/4
*
0
ø/2
1
ø/4
0
ø/8
1
ø/16
0
ø/32
1
ø/64
0
ø/128
1
ø/256
Frame Frequency
ø = 2 MHz
ø = 250 kHz
*3
128 Hz
(initial value)
* 3
64 Hz
* 3
32 Hz
—
244 Hz
977 Hz
122 Hz
488 Hz
61 Hz
244 Hz
30.5 Hz
122 Hz
—
61 Hz
—
30.5 Hz
—
—
—
(initial value)
*2
*1
*: Don't care
329
Advertisement
Table of Contents
