Table of Contents
Advertisement
B.1
Addresses
Data
Address
Register
Bus
(Low)
Name
Width Bit 7
H'EE000
Reserved area (access prohibited)
H'EE001
H'EE002
H'EE003
P4DDR
8
H'EE004
Reserved area (access prohibited)
H'EE005
P6DDR
8
H'EE006
—
H'EE007
P8DDR
8
H'EE008
P9DDR
8
H'EE009
PADDR
8
H'EE00A
PBDDR
8
H'EE00B
—
H'EE00C
—
H'EE00D
—
H'EE00E
—
H'EE00F
—
H'EE010
—
H'EE011
MDCR
8
H'EE012
SYSCR
8
H'EE013
BRCR
8
H'EE014
ISCR
8
H'EE015
IER
8
H'EE016
ISR
8
H'EE017
—
H'EE018
IPRA
8
H'EE019
IPRB
8
H'EE01A
DASTCR 8
H'EE01B
DIVCR
8
H'EE01C
MSTCRH 8
H'EE01D
MSTCRL 8
H'EE01E
—
H'EE01F
CSCR
8
636
Appendix B Internal I/O Registers
Bit 6
Bit 5
P4
DDR P4
DDR P4
7
6
—
P6
DDR P6
6
—
—
—
—
—
—
—
—
P9
PA
DDR PA
DDR PA
7
6
PB
DDR PB
DDR PB
7
6
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
SSBY
STS2
STS1
A23E
A22E
A21E
—
—
IRQ5SC IRQ4SC IRQ3SC IRQ2SC
—
—
IRQ5E
—
—
IRQ5F
—
—
—
IPRA7
IPRA6
IPRA5
IPRB7
IPRB6
IPRB5
—
—
—
—
—
—
PSTOP
—
—
MSTPL7 —
MSTPL5 MSTPL4 MSTPL3 MSTPL2 —
—
—
—
CS7E
CS6E
CS5E
Register Name
Bit 4
Bit 3
Bit 2
DDR P4
DDR P4
DDR P4
5
4
3
DDR P6
DDR P6
DDR P6
5
4
3
—
—
—
P8
DDR P8
DDR P8
4
3
DDR P9
DDR P9
DDR P9
5
4
3
DDR PA
DDR PA
DDR PA
5
4
3
DDR PB
DDR PB
DDR PB
5
4
3
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
MDS2
STS0
UE
NMIEG
A20E
—
—
IRQ4E
IRQ3E
IRQ2E
IRQ4F
IRQ3F
IRQ2F
—
—
—
IPRA4
IPRA3
IPRA2
—
IPRB3
IPRB2
—
—
—
—
—
—
—
—
MSTPH2 MSTPH1 MSTPH0
—
—
—
CS4E
—
—
Bit 1
Bit 0
DDR
P4
DDR
P4
DDR
2
1
0
DDR
P6
DDR
P6
DDR
2
1
0
—
—
DDR
P8
DDR
P8
DDR
2
1
0
DDR
P9
DDR
P9
DDR
2
1
0
DDR
PA
DDR
PA
DDR
2
1
0
DDR
PB
DDR
PB
DDR
2
1
0
—
—
—
—
—
—
—
—
—
—
—
—
MDS1
MDS0
SSOE
RAME
—
BRLE
IRQ1SC
IRQ0SC
IRQ1E
IRQ0E
IRQ1F
IRQ0F
—
—
IPRA1
IPRA0
IPRB1
—
—
DASTE
DIV1
DIV0
MSTPL0
—
—
—
—
Module
name
Port 4
Port 6
Port 8
Port 9
Port A
Port B
System
control
Bus controller
Interrupt
controller
D/A converter
System
control
Bus controller
Advertisement
Table of Contents
