hit counter script

Pin Configuration; Register Configuration; Table 17.1 Smart Card Interface Pins; Table 17.2 Smart Card Interface Registers - Hitachi SH7750 Hardware Manual

Sh7750 series superh risc engine
Hide thumbs Also See for SH7750:
Table of Contents

Advertisement

17.1.3

Pin Configuration

Table 17.1 shows the smart card interface pin configuration.

Table 17.1 Smart Card Interface Pins

Pin Name
Serial clock pin
Receive data pin
Transmit data pin
17.1.4

Register Configuration

The smart card interface has the internal registers shown in table 17.2. Details of the SCBRR1,
SCTDR1, SCRDR1, and SCSPTR1 registers are the same as for the normal SCI function: see the
register descriptions in section 15, Serial Communication Interface (SCI).
With the exception of the serial port register, the smart card interface registers are initialized in
standby mode and in the module standby state as well as by a power-on reset or manual reset.
When recovering from standby mode or the module standby state, the registers must be set again.

Table 17.2 Smart Card Interface Registers

Name
Serial mode register
Bit rate register
Serial control register
Transmit data register
Serial status register
Receive data register
Smart card mode
register
Serial port register
Notes: *1 Only 0 can be written, to clear flags.
*2 The value of bits 2 and 0 is undefined.
Abbreviation
I/O
MD0/SCK
I/O
RxD
Input
MD7/TxD
Output
Abbreviation
R/W
SCSMR1
R/W
SCBRR1
R/W
SCSCR1
R/W
SCTDR1
R/W
R/(W) *
SCSSR1
SCRDR1
R
SCSCMR1
R/W
SCSPTR1
R/W
Function
Clock input/output
Receive data input
Transmit data output
Initial
Value
P4 Address
H'00
H'FFE00000
H'FF
H'FFE00004
H'00
H'FFE00008
H'FF
H'FFE0000C
1
H'84
H'FFE00010
H'00
H'FFE00014
H'00
H'FFE00018
2
H'00 *
H'FFE0001C
Rev. 6.0, 07/02, page 705 of 986
Area 7
Access
Address
Size
H'1FE00000
8
H'1FE00004
8
H'1FE00008
8
H'1FE0000C
8
H'1FE00010
8
H'1FE00014
8
H'1FE00018
8
H'1FE0001C
8

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750rSh7750s

Table of Contents