Table of Contents
Advertisement
Contention between General Register Read and Input Capture: If an input capture signal
occurs during the T
3
See figure 8.42.
φ
Address bus
Internal read signal
Input capture signal
GR
Internal data bus
Figure 8.42 Contention between General Register Read and Input Capture
state of a general register read cycle, the value before input capture is read.
General register read cycle
T
T
1
2
GR address
X
X
T
3
M
273
Advertisement
Table of Contents
